


3-6. POWER SCHEMATIC DIAGRAM

CAUTION THE RED MARK INDICATES THE PRIMARY CIRCUIT TO DISTINGUISH THE PRIMARY FROM THE SECONDARY CIRCUIT. PAY ATTENTION NOT TO RECEIVE AN ELECTRIC SHOCK DURING REPAIR AND SERVICE OF THE PRODUCTS.



P1103

1	AN3
2	F1 (GND)
3	AN2
4	ANF
5	
6	N. SW -29V
7	UNREG 6V
8	HEATER (+)
9	HEATER 5.6V
10	HEATER (-)
11	UNREG 36V
12	GND
13	GND
14	GND (MOTOR)
15	UNREG 14V
16	

TO POWER SUPPLY/RF SECTION P1001 (Page 3-23/F-1)

NOTE: THE MEASUREMENT MODE OF THE DC VOLTAGE ON THIS DIAGRAM IS STOP MODE.

NOTE1: WHEN MEASURE THE VOLTAGE OR WAVEFORM ON THE POWER TRANSFORMER CIRCUIT, SET THE GND TERMINAL OF MEASURING POINT AS FOLLOWS.
 PRIMARY SIDE: . . .
 SECONDARY SIDE: . . .

NOTE2: THE DC VOLTAGE INDICATED IN PRIMARY SIDE IS SHOWN THE VOLTAGE WHEN INPUT AC IS 240V.

IMPORTANT SAFETY NOTICE: COMPONENTS IDENTIFIED WITH THE MARK HAVE THE SPECIAL CHARACTERISTICS FOR SAFETY. WHEN REPLACING ANY OF THESE COMPONENTS, USE ONLY THE SAME TYPE.

NOTE: DO NOT USE ANY PART NUMBER SHOWN ON THIS SCHEMATIC DIAGRAM FOR ORDERING. WHEN YOU ORDER A PART, PLEASE REFER TO PARTS LIST.

3-5. HI-FI AUDIO BLOCK DIAGRAM







MAIN SIGNAL PATH IN REC MODE
 MAIN SIGNAL PATH IN PLAYBACK MODE

TRUTH TABLE (IC4901)

INPUT	OUTPUT
(9) (10) (3) (13)	(1) (2) (12) (14)
L L L L	(1) (2) (12) (14)
L H L L	(5) (6) (10) (11)
H H L L	(2) (3) (13) (14)
H H H H	(4) (5) (9) (10)
* * * *	NONE/NONE

TRUTH TABLE (IC4902)


INPUT	OUTPUT
(9) (10) (11) (14) (15)	(1) (2) (12) (13)
L L L L	(1) (2) (12) (13)
L L H L	(2) (3) (13) (14)
L L L H	(3) (4) (14) (15)
L H L L	(1) (2) (12) (13)
L H H L	(2) (3) (13) (14)
L H L H	(3) (4) (14) (15)
L H H H	(1) (2) (12) (13)
H L L L	(1) (2) (12) (13)
H L H L	(2) (3) (13) (14)
H L L H	(3) (4) (14) (15)
H H L L	(1) (2) (12) (13)
H H H L	(2) (3) (13) (14)
H H L H	(3) (4) (14) (15)
H H H H	(1) (2) (12) (13)
* * * *	NONE/NONE




3-4. LUMINANCE & CHROMINANCE BLOCK DIAGRAM


← MAIN SIGNAL PATH IN REC MODE

⇐ MAIN SIGNAL PATH IN PLAYBACK MODE





3-3. SYSTEM CONTROL & SERVO BLOCK DIAGRAM



3-2. TIMER BLOCK DIAGRAM

IC7501

DP7501

